

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/628,162	07/28/2003	Sander L. Gierkink	S. GIERKINK 2-2	4343
47396 HITT GAINES	7396 7590 10/04/2007 HITT GAINES, PC		EXAMINER	
LSI Corporation PO BOX 832570 RICHARDSON, TX 75083			HANNON, CHRISTIAN A	
			ART UNIT	PAPER NUMBER
140	,		2618	
•			NOTIFICATION DATE	DELIVERY MODE
			10/04/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

docket@hittgaines.com

	Application No.	Applicant(s)			
	10/628,162	GIERKINK ET AL.			
Office Action Summary	Examiner	Art Unit			
	Christian A. Hannon	2618			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti vill apply and will expire SIX (6) MONTHS fron cause the application to become ABANDONI	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 7/17/	<u>2007</u> .				
2a) This action is FINAL . 2b) This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Disposition of Claims					
4) ☐ Claim(s) 1-4,6-11,13-18,20 and 21 is/are pend 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4,6-11,13-18,20 and 21 is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers	·				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	epted or b) objected to by the drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
' '					
Attachment(s)	A) T 1-4	W (DTO 442)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 	4) Interview Summar Paper No(s)/Mail [5) Notice of Informal 6) Other:	Date			

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1 & 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al (US 7,079,860), hereinafter Yamamoto, in view of Pugel et al (US 6,553,216), hereinafter Pugel.

Regarding claims 1 & 8, Yamamoto teaches a phase-error suppressor for use with a plurality of transistors having a common source coupled to a current generator and configured to receive signals at a frequency (Figure 12, Items 201, 202, 115; Yamamoto) comprising, an inductor, coupled between said common source, of which has an inherent associated capacitance, and said current generator, (Figure 12, Item 221; Yamamoto) and a capacitor coupled to said inductor and coupled in parallel to said current generator, said capacitor being configured to shunt said inductor to ground at a selected radio frequency (Figure 12, Item 211; Yamamoto) (Column 13, Lines 60-64; Column 14, Lines 13-19, Lines 37-43; Yamamoto). However Yamamoto fails to explicitly teach that the inductor is configured to resonate proportionally to said frequency with a first capacitance associated with said plurality of transistors. Pugel

teaches that a value of an inductor may be selected so as to cause a resonance between an associated FET's capacitance and the inductor (Column 10, Lines 31-51; Pugel). Therefore it would have been obvious in light of Yamamoto's teaching of selection of an inductor's value to include the teaching of Pugel in order to tune out the parasitic capacitance at the drain of the FET, to thereby decrease the loading effect due to the parasitic capacitance. Furthermore since claim 8 is merely a method recitation of claim 1, claim 8 is rejected on the same grounds.

3. Claims 2-4, 6, 7, 9-11 & 13-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto in view of Pugel and further in view of Sano et al (US 5,884,154), hereinafter Sano.

Regarding claims 2 & 9, Yamamoto & Pugel teach the device and method of claims 1 & 8, however Yamamoto & Pugel fail to teach wherein said plurality of transistors and said current generator form a portion of a system selected from a group consisting of a quadrature oscillator buffer, a quadrature oscillator and a quadrature mixer. Sano teaches a plurality of transistors and said current generator form a portion of a system selected from a group consisting of a quadrature oscillator buffer (Figure 1, items 51, 53, VDD, Q14, 41,43,45,47,15,19 & 25; Sano), a quadrature oscillator (Column 3, Lines 35-39; Sano) and a quadrature mixer (Column 3, Lines 25-27; Sano). Therefore it would have been obvious to combine a RF communication system out of Yamamoto & Pugel's amplifier/mixers and Sano's mixer in order to create a low noise high linearity

system as Sano suggests (Column 2, Lines 35-38; Sano). Furthermore since claim 9 is merely a method recitation of claim 2, claim 9 is rejected on the same grounds.

With regards to claims 3 & 10, Yamamoto & Pugel teach the phase-error suppressor of claims 1 & 8, however Yamamoto & Pugel fail to teach wherein said inductor and said first capacitance resonate at twice said frequency. Sano teaches wherein said inductor and said first capacitance resonate at twice said frequency (Column 4, Lines 3-5, 10-12 and 23-44; Sano). Therefore it would have been obvious to combine a RF communication system out of Yamamoto & Pugel's amplifier and Sano's mixer in order to create a low noise high linearity system as Sano suggests (Column 2, Lines 35-38; Sano). Furthermore since claim 10 is merely a method recitation of claim 3, it is rejected on the same grounds.

Regarding claims 4 & 11, Yamamoto & Pugel teach the phase error suppressor of claims 1 & 8, however Yamamoto & Pugel fails to teach wherein said first capacitance is dominated by a base-to-emitter capacitance of at least one of said plurality of transistors. Sano teaches wherein said first capacitance is dominated by a base-to-emitter capacitance of at least one of said plurality of transistors (Column 3, Lines 39-45; Sano). Therefore it would have been obvious to combine a RF communication system out of Yamamoto & Pugel's amplifier and Sano's mixer in order to create a low noise high linearity system as Sano suggests (Column 2, Lines 35-38; Sano). Furthermore since claim 11 is merely a method recitation of claim 4, it is rejected on the same grounds.

In regards to claims 6 & 13, Yamamoto & Pugel teach the phase error suppressor of claims 1& 8, however Yamamoto & Pugel fail to teach wherein said frequency is at least three GHz. Sano teaches wherein said frequency is at least three GHz (Column 5, Lines 43-46; Sano). While Sano mentions in particular an example of an operating frequency of 880MHZ in one example (Column 5, Lines 9-19), he does not limit the operating frequency to this particular specific frequency and goes on to teach the use of the circuit in a wireless telephone, obvious to one of ordinary skill in the art, which could operate at at least three GHz. Therefore it would have been obvious to combine a RF communication system out of Yamamoto & Pugel's amplifier and Sano's mixer in order to create a low noise high linearity system as Sano suggests (Column 2, Lines 35-38; Sano). Furthermore since claim 13 is merely a method recitation of claim 6, it is rejected on the same grounds.

With regards to claims 7 & 14, Yamamoto & Pugel teach the phase error suppressor of claims 1 & 8, however Yamamoto & Pugel fail to teach where said signals are four periodic local oscillator signals having a 90-degree phase difference. Sano teaches where said signals are four periodic local oscillator signals having a 90 degree phase difference (Column 2, Lines 33-35; Sano). Therefore it would have been obvious to combine a RF communication system out of Yamamoto & Pugel's amplifier and Sano's mixer in order to create a low noise high linearity system as Sano suggests (Column 2, Lines 35-38; Sano). Furthermore since claim 14 is merely a method recitation of claim 7, it is rejected on the same grounds.

Regarding claims 15-21, therein recited are the limitations previously disclosed in apparatus and method claims 1-7 & 8-14, respectively, with the addition that the circuitry details are now made to comprise within an image-rejecting down-converter for use with a RF receiver. Yamamoto & Pugel or Yamamoto in combination with Pugel & Sano teach all the limitations as previously rejected above in addition to the circuit being used within an image-rejecting down-converter for use with an RF receiver (Column 5, Lines 43-46; Sano) obvious to one of ordinary skill in the art Yamamoto would be applied to a receiver structure and therefore one would be motivated to implement the teachings of Sano with Yamamoto to form an image rejected down converter in order to add the benefit of lower noise in the receiver.

Response to Arguments

4. Applicant's arguments with respect to claims 1-21 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christian A. Hannon whose telephone number is (571) 272-7385. The examiner can normally be reached on Mon. - Fri. 8:00 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ed Urban can be reached on (571) 272-7899. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

C. A. Hannon September 25, 2007

EDWARD F. URBAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600